COPY OF PAPERS ORIGINALLY FILED

PERS

PATENT EMC-97-060

OIPE CIE

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT:

Reema Gupta, Yao Wang,

GROUP ART UNIT:

2154

and Alesia Tringale

U.S.S.N.:

09/213,613

EXAMINER:

Andrew Caldwell

FILING DATE:

December 18, 1998

CONFIRMATION NO.

6656

TITLE:

MESSAGING MECHANISM FOR INTER PROCESSOR COMMUNICATION

Attn.: Official Draftsperson

Assistant Commissioner for Patents

Washington, DC 20231

RECEIVED

MAR 2 5 2002

Sir:

Technology Center 2100

Subject to the approval of the Primary Examiner in this case, enclosed for filing are thirty-eight (38) sheets of Formal Drawings, Figures 1-33, labeled, for the above-referenced patent application. Also enclosed is a copy of PTO Form 948, "Notice of Draftsperson's Patent Drawing Review."

LETTER TO OFFICIAL DRAFTSPERSON

Please charge any fees occasioned by this submission to Deposit Account 05-0889.

Respectfully submitted,

Dated:

Krishnendu Gupta (Reg. No. 37,977)

Khushnendu Gupta

Attorney for Applicant EMC Corporation

35 Parkwood Drive Hopkinton, MA 01748-9103


508.435.1000, ext. 76654 508.293.7189 Facsimile

G/ChrisG/Prosec/EMC-97-060 LetterOfficialDraftspersonEncl.Formals.doc

Reema Gupta, Yao Wang, and Alesia Tringale
09/213,613 / Confirm. No. 6656
Messaging Mechanism for Inter Processor Communication
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

1/38

COPY OF PAPERS ORIGINALLY FILED



Applicants: U.S.S.N.: Title: Filing Date:


Attorney:

Reema Gupta, Yao Wang, and Alesia Tringale

Messaging Mechanism for Inter Processor Communication
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

2/38

ESCON FRONT END (PRIOR ART)




Applicate: Applicate:

Reema Gupta, Yao Wang, and Alesia Tringale
09/213,613 / Confirm. No. 6656
Messaging Mechanism for Inter Processor Communication
December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

3/38




Applicants: U.S.S.N.: Title: Filing Date:

Attorney:

Reema Gupta, Yao Wang, and Alesia Tringale
09/213,613 / Confirm. No. 6656
Messaging Mechanism for Inter Processor Communicati
December 18, 1998 / Docket No.: EMC-97-060


Krishnendu Gupta, Esq. (Reg. No. 37,977)




10

Reema Gupta, Yac Wang, and Alesia Tringale


Krishnendu Gupta, Esq. (Reg. No. 37,977)





Reema Gupta, Yao Wang, and Alesia Tringale
09/213,613 / Confirm. No. 6656
Messaging Mechanism for Inter Processor Communical
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

6/38



Receiver Frame Store

Allocation Map.

FIG. 4B

Reema Gupta, Yao Wang, and Alesia Tringale

09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Communical
December 18, 1998 / Docket No.: EMC-97-060 Krishnendu Gupta, Esq. (Reg. No. 37,977)

7/38

	0 7	8			15
0	Data Ad	r			DSLT
1	Dat	a Le	n		
2	Fstatus		SC	CRC	
3	Dest Link Addr		0000	Des	t Log Adr
4	Src Link Addr		0000	Src	Log Adr
5	Link Control			IFI	
6	Device Adr 0		De	vice A	Adr 1
7	DHF			XX	

Device Frame

Header Structure.

FIG. 4C

	0 7	8			15
0	Data Adı				DSLT
1	Dat	a Len			
2	Fstatus			XX	
3	Dest Link Addr		0000	Dest	Log Adr
4	Src Link Addr		0000	Src	Log Adr
5	Link Control			XX	


Link Frame Header

Structure.

FIG. 4D

Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656


Messaging Mechanism for Inter Processor Communication December 18, 1998 / Docket No.: EMC-97-060 Krishnendu Gupta, Esq. (Reg. No. 37,977)



Reema Gupta, Yao Wang, and Alesia Tringale

December 18, 1998 / Docket No.: EMC-97-060 Krishnendu Gupta, Esq. (Reg. No. 37,977)

09/213,613 / Confirm. No. 6656 Messaging Mechanism for Inter Processor Commun



Store Allocation Map.

FIG. 5B

1FFF

Transmitter Frame



Reema Gupta, Yao Wang, and Alesia Tringala. 09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor

December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

10/38

	. 0	7
0	Dest 1	Link Addr
1	0000	Dest Log Adr
2	Src I	ink Addr
3	0000	Src Log Adr
4	Link	c Control
		OIB or FIFO)
		•
		•
		•

Link Frame Header Structure.

FIG.5C

0	7
Dest l	Link Addr
0000	Dest Log Adr
Src I	ink Addr
0000	Src Log Adr
Link	Control
	IFI
Dev	ice Adr 0
Dev	ice Adr 1
I	OHF
1	OIB or FIFO)
	Dest l

Device Frame Header Structure

FIG. 5D

Reema Gupta, Yao Wang, and Alesia Tringale


09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Communication
December 18, 1998 / Docket No.: EMC-97-060

<u>.</u>;

, ·

Krishnendu Gupta, Esq. (Reg. No. 37,977)



Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Com

Messaging Mechanism for Inter Processor Commun.
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

12/38





FIG. 7

Reema Gupta, Yao Wang, and Alesia Tringale
09/213,613 / Confirm. No. 6656
Messaging Mechanism for Inter Processor Communication
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

.

.

13/38



Reema Gupta, Yao Wang, and Alesia Tringale

09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Communit December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

14/38




diagram shows the relationship between the Global Memory address and the Upper/Lower


pointers

>

Reema Gupta, Yao Wang, and Alesia Tringale 9/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Communication
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

15/38



Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Communic December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

16/38

Lower Arbiter




FIG. 11

Reema Gupta, Yao Wang, and Alesia Tringale
09/213,613 / Confirm. No. 6656
Messaging Mechanism for Inter Processor Comm
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

17/38

Lower Control




FIG. 12

Reema Gupta, Yao Wang, and Alesia Tringale
09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Communit
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

18/38

Lower Completer




FIG. 13

Applicants: Reem
U.S.S.N.: 09/21
Title: Messe
Filing Date: Attorney: Krish


Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Commun December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

19/38

Upper Arbiter




Reema Gupta, Yao Wang, and Alesia Tringale
09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Communica
December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

20/38

Upper Control



Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Communication December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

21/38

UPPER COMPLETER




FIG. 16

Reema Gupta, Yao Wang, and Alesia Tringale
9/213,613 / Confirm. No. 6656
Iessaging Mechanism for Inter Processor Communication
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

22/38




FIG. 17

elekonteranakakakakakateten hadan arangan kantan keleketakakakan kantan keleketakakan keleketakakan kendeleket

Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656 Messaging Mechanism for Inter Processor Communic December 18, 1998 / Docket No.: EMC-97-060 Krishnendu Gupta, Esq. (Reg. No. 37,977)

23/38

Mnemonic	Size	Description
Data Adr	16b	FrameStore Location of data (DIB) portion of frame. If Data Addr=0x0000, DIB is in G-FIFO.
DSLT	3 b	DSLT is actually the 3 low-order bits of Data Addr. If DSLT=0x0, the DIB is in G-FIFO. If DSLT=0x1 thru 0x7, the DIB is in the corresponding FrameStore slot.
Data Len	11b	Length of data (DIB) portion of frame. Does not include frame header or Escon CRC.
Fstatus	%	0 3 4 5 6 7
		ERROR Full 0 EOF SOF
<i></i>		ERROR:
		0000 = No Error
		0001 = CRC Error
		0010 = Control character received in frame
_		0011 = Invalid character received in frame
		0100 = Maximum size of frame exceeded
		0101 = Frame reception ended by 2 IDLE characters
		0110 = Frame reception ended by ABORT delimiter
		0111 = Frame reception ended by Invalid EOF delimiter
		The following errors cause Frame Reception to stop
		1000 = Frame reception ended by LOS detection
		1001 = Frame reception ended by Sequence detection
		1010 = Frame reception by SOF delimiter
		1100 = Frame reception ended by G-FIFO overflow
		Full: 1=This frame caused the FrameStore header section to become Full.
		EOF: 0=PEOF detected; 1=DEOF detected
		SOF: 0=PSOF detected; 1=CSOF detected
SCRC	%	CRC covering DIB of received frame. Only valid for Device-frames independent of Whether the DIB goes to FrameStore or G-FIFO.

Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Commun. December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

24/38

	-				 									
	XQNI	0	•	>	ſ									
	BINDX	0	:	≱	į									
	BINDX	0	:	≥										
28	BINDX	0		*	ı									
	BINDX	0		*										
	RSVD))/ //		% }	İ									
	Bx RSVI	<u> </u>		<u>^</u>										
24	SVD En	Ś	77	Z .										
:	SVDR	1/2		<u> </u>										
	RSVD	10/		<u> </u>										
20	RSVD	70/		<u> </u>										
	DIRSVD	10/1												
	AD RSV	0		N	Notes									
	WO RS	1/2		<u>}</u>	ž									
16	SVDRS	7		<u>```</u>										
	RSVDIR	1		<u>}</u>			ED)					<u> </u>		=
	RSVD	1/0//		<u> </u>			TOPP				G-FIFO	FrameStore		ien EnBx = 1)
12	RSVD	1		<u>X</u>		itions	lear S							when
	DIRSVE	19		**		cond	tion (C	⊕	_		ame in	ame in	×	n only
	G RSV	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		<u>`</u> ₹		Check	Recept	ditions	nditior	Gbit	iing fr	ing fr	BINI	(writte
∞	DEnG	0	~~	w w	Ę	1=Clear Machine Check condition	1=Enable Frame Reception (Clear STOPPED)	Interrupt and conditions)	1=Clear BER Condition	I=Enable loading G bit	1=Put next incoming frame into	0=Put next incoming frame into	1=Enable loading BINDX	Boundary Index (written only wh
	AD RSV	1			Size Description	ear M	nable F	rupt ar	ear Bi	able l	ıt next	ut next	nable l	ndary
	VD RSV			×,	Desc	-C	1=Er	Inter	<u></u>	1=Er	<u>1</u> =P	<u> </u> =P	1=E	Bour
	BER RS		- ///	× ///	ze	ړ	٩		٩	٩	٩		P	Sb
4	ES C	3 2	5	*	Si	=	=		=		_		_	S
	RSVD			<i>`</i> }	onic									
	CANC RSYD RSYD FSY CRE'R RSYD RSYD RSYD RSYD RSYD RSYD RSYD RSY				Mnemonic	СМС	⋩		CBER	EnG			EnBx	BINDX
0	[3		_	≯	Σ	ြ	FSt		ರ	迢	<u> </u>		<u>ш</u> 	<u>m</u>

Table ${\mathbb I}$

8100 0320 [WO]: ESCON Receiver Control Register

Applicants:

Table III

8100 0320 [RO]: ESCON Receiver Status Register

Reema Gupta, Yao Wang, and Alesia Tringale

9/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Communication
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

U.S.S.N.: Title: Filing Date: Attorney:

						Ž	25	<u> </u>	/3	38																	_	
	BINDX	0	œ																									
	MUX	0	~																									
	BINDX	0	~																									
28	MINDX	0	œ																									
	BINDX	0	~															2	<u>,</u>	3								
	KRSVD																	odioto	regiet	108131								
	MIND	0	~																T TO THE	v Otal								
74	MIND	0	α	Notes	UGLY	0000	ВАБ	4	BAU G	84 C	Ą.				4	BAU			(Cleated Inninculatery	ווניו עו	is read)							
	MINDX	0	~	Ž	Ď	5 G	ğ	¢	מֿנ	מַ בּ	ΣÌ				•	מ כ	כ כ	う き	27	ਜ਼ .:	22							
	MINDX	0	~																									
	MINDX	0	œ		٤	ead)					;	nse	e in															_
70	RSVD	<u>S</u>			erted	er 15 r s read						Deca																
	RSVD				is ass	regist zister i		ag.	ssert)	Ð	, L		ired o												۷.			٠,
	SEO SEO LOS RSVD RSVD RSVD RSVD WINDX WINDX WINDX WINDX WINDX RSVD BINDX BINDX BINDX BINDX	000			on Write (Cleared when RevCtl/CMC is asserted	us (Cleared immediately after RcvStat register 1s read) Cleared immediately after RcvStat register is read)		This bit is "live" status of the 'Full' flag.	-Overflow condition detected on FrameStore (causes STP to assert)	=Overflow condition detected on G-FIFO (causes STP to assert)	,	ore frames allowed in FrameStore or G-Fift Decause	tore is full as defined by BINDA (Cleared on writing													*`,	٠,	, (
16	01 03	0	α α		cvCtl	fter R RcvS		the 'F	ses ST	STP	£,	neSto	Ž N															,)
	SEO S	-	œ		vhen P	ately a y after		itus of	e (can	anses	=Abnormal condition detected (causes STP to assert)	in Frai	d by E															
	SEO	0	~		ared w	umedia diatel		ve" sta	eStor	ව	STP	owed :	detine															
	o Sro	0	<u>«</u>		e (Cle	red in		is "li	n Fran	n G-F	causes	ies alle	ull as			ĕ		īķ:								frame		
12	FRM SFO		~		n Writ	(Clea leared		his bil	cted or	cted or	cted (e fram	re is f			I=Receiver Framestore Busy Error		on the link:							cted	Slot number for NEXT received frame	nber	
	NSW F	_	$-\dashv$			status tus (C	tatus	iuli. T	n detec	n detec	n dete	o mor	meSto			re Bu									1=LossOfSync (LOS) Detected	(T rec	Current Boundary Slot number	
	9	_	—		=CPU Data Parity Error	=Sequence interrupt state = Frame interrupt status (=Stopped interrupt status	=Receiver G-FIFO Full.	nditio	nditio	nditio	=FrameStore full. No m	header section of FrameS	C		mesto	=Frame was received	Sequence being received	Seq						SOT)	S S	ary SI	
∞	- E			ion	ata Pa	nce int interr	d inte	er G-	ow co	ow co	malco	Store	ction	Ž	his	/er Fra	was r	e bein	Rsvd	E E	NOS	ß	SE	OFL	Sync	iber fo	Bound	
	7	0		Description	D. C. D.	equer	toppe	Receiv	Verfl	Overfl	Abnon	rame	der se	RevCtl/BINDX)	G-bit status	Receiv	Frame	neuc	1xxxx: Rsvd_Seq	lxx:	00100 : NOS	00101: UD	00110: UDR	00111: OFL	LossO	ot num	rrent	
	New Covice Apply	<u> </u>	~ ~		1 -		1	Ξ	<u>"</u>	<u> </u>	<u>=</u>	Ξ	hea	8	ਲ	<u>11</u>	<u> </u>	Š	=	×	ō	ō	ō	ō	<u> </u>	ਲੱ	ਠੋ	
4				Size	<u>_</u>	<u> ৭</u>	9	19	9	1 b	119	9			19	1P	91	Sb							1b	\$	Sb	
	1											•																
	100	2 0		Mnemonic	l m	_	, a.		¥,	GOVE	z					~	×	0	,						ros	WINDX	BINDX	
0	i c	<u> </u>		Mn	DPE	SQI	ES	GF	FOVF	S	AB	FULL		-	Ö	BSY	FRM	SEO		_					<u> </u>	<u>≶</u>	BI	J

Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Commun. December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

26/38

[RW]: ESCON Receiver Mask-Miscellaneous Register
0324
8100

Table ${\mathbb N}$

	MinR	-	, (۳												
	MinR	٥	> (٣			۱									
	MinR	ح	>	œ		•										
28	MinR	٥	>	æ			١									
	ALTERNATION OF THE POTT BIT STOP REVIOUS TO THE MAIN MAIN MAIN MAIN MAIN MINE MINE MINE MINE MINE MINE	٢	>	æ												
	MajR	٥	>	œ												
	MajR	٩	>	œ												
77	MajR	٩	>	œ												
	RSVD	13/		() ()												
	QAS	13	$\frac{2}{3}$	1												
	l g	R		(5 }				l								
	N N		7	Ž,												
20	RS RS	4	<u>。</u>	∑	1											
	N		_	8	1											
	Jen H		 o	<u></u>	1											
'	1 1 1	+	_					l								
16		1	.T	<u>₹</u>	4		es	l								
	100		<i>[]</i>	// //s			Notes	ļ								
	100	2	Ž,													
	100		9					1								
12	9	200	6	1/2				l								nitter
	1	2	Ş	<i>\\</i>				l								ansu
		7	7	<i>///</i>				١								nk Tra
	100	2	7	1				١		_			پ	ţ.	쏬	1=Receive data from Hotlink Transmitter
		UKS	77					١	dnu	gran	mpt	mpt	errup	item	opba	Tom]
∞	, [KS	0/2/					Ì	Inte	S Inte	inte	inte	Sint Sint	me ir	kς	ata fi
		RSVI	<i>1</i> 0/2/		遂		<u>.</u>		Stol	Š	æ	E I	NS/	Fra	otlin	ived
		RSVO	<u>/</u> 0//				Tint		nable	nable	nable	nable	nable	nable	ble H	Rece
		E E	0		§		کام	3	1=Enable Stop Interrupt	<u>∃</u> =	<u>=</u> E	田田	1=E	1=E	Ena	<u>II</u>
	F	Ų.		_)									
7	- -	<u>등</u>		_	Ž Ž		Cize Decrintion	377	1b	1b	16	16	16	91	1 b	
	+	필		. :	RW F			1								
	-	<u>8</u>	Ľ					3							:	
		StpEn LoSEn RagEn IdiEn VagEn FrmEn RSVD RSVD RSVU	L		≩) factorion in		E	LoSEn	Ē	E	VsaEn	FrmEn	æ)
<	>	쭚	-	>	≩		7	X	StpEn	. <u>s</u>	Rsa	IdlEn	Vsc	Fm	HLB	
	-															

FIG. 21

Software must write '1' to clear this bit.
Read-Only

=Software is busy. Instruct hardware to return

<u> 9</u>

EnDisp Busy

Link-Busy for connection frames. 1=Bit-error Violation detected.

1_b

BER

0=Receive data from Optical Link =Enable G-FIFO disparity generator Read-Only

Major Revision of RCVR LCA Minor Revision of RCVR LCA

수 수

MajR MinR

de de la completa de

Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Communic December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

27/38

Table ${
m V}$

8100. 0328 [RW]: ESCON Receive Diagnostic Register

	_		œ	12		27	2					
•	4		,				TOTAL MACAGINED BOFD BOFD BOFD BOFD BOFD BOFD BOFD BOF	שטפיויו שייסטן	GEO ROFD	BOFD BOFD B	OFD BOFD	BOFD BOFD
	20,00	Wisd Wisd Wi	locyn poy	RSVD RSVD RSVC	RSVDIRSV	D RSVD RSVD RS\	VD RSVD RSVD RSVD RSV	J KOVD WIDO				(
RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD	KSVD KS	VU KOVU KOVU	Cacul Cacul			11/11/11/11	19/K9/K9/K9	0 70//	0	0 0 0	0	o
Koj Koj Koj								3	RW	RW RW RW RW RW RW	RW RW	RW RW
RARRAR	(A)	S/R/R	KR/KR	NR N.R.A.R.	XRXIR	N.K.A.K.	KXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	77.70				
						1				•		
Minemonic Si	ize I	Size Description	_			Notes						
١					0 110	-1-0 ·· ···						
WrBOF 11	1b	1=Execute w	rrite operat	1=Execute write operation to incoming G-FIFO Write-Only	G-FIFO	write-Only						
	98	Data byte to	be written	Data byte to be written to incoming G-FIFO.	ĪĒ.							
		Initializes to 00h when RCVR is re	00h when	RCVR is reset.								

.

2.00

Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Commun.

December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

28/38

1	s.		_
	n Frite	-	₹
	Fr	0	₹ §
	Fre	0	8
28	FrLer	0	8 §
	Frlen	0	₩.
	FrLen	0	W.
	rten	0	RW
24	rten	0	₩.
•	ren	0	ΑW
	ren	0	- M
	SVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD R	0	RW
_	S F	77	/ <u>X</u> /
20	- S	1	1
	RSV	19	\ <u>`</u> }
	RSVD	Ś	\ <u>`</u> }\
	gys	Ź	(¥) (∑)
91	S.	7	
_	é	17	11
	SR C	12	
	RS	Ŕ	<u>`</u> }
	RSVD	8	\ <u>`</u> }
12	Syn	6/	\ <u>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</u>
•	S	<u>~</u>	\ <u>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</u>
	N S	7	15
	D RS	1	144
	RSV	<i>[2]</i>	<u>`</u> [≹`
∞	svo RSVD	Ŕ	<u>`</u> `
	RSVD	Ž,	
	EnP	0	\ <u>\</u>
	DELIM	٥	R.
4	DELIM	0	RW
7	307	0	₹ ¥
	8	0	₹ W
	등 당	-	₹
C	TxSt .G	-	
_	L	<u>1_</u>	

Table $oxdiv \Pi$

8100 0340 [RW]: ESCON Transmitter Frame Register

Mnemonic	Size	Mnemonic Size Description	Notes
TxSt G	요 요	1=Start frame transmission Location of Frame DIB: 0=DIB in Frame Store 1=DIB in G-FIFO	Write-Only Link frames should have bit clear; Device frames can have either clear/set
HLOC	29 79	Location of Frame Header Frame Delimiters: 00=PSOF, PEOF 01=CSOF, PEOF 10=PSOF, DEOF	
EnP	119	I=Enable Pacing (pacing bytes are appended to end of this frame)	
FrLen	11b	Frame Length (Header + DIB)	

FIG. 23

t chair

8100 0344 [WO]: ESCON Transmitter Control Register

Reema Gupta, Yao Wang, and Alesia Tringale
09/213,613 / Confirm. No. 6656
Messaging Mechanism for Inter Processor Commun.
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

		29	/38
28	FEEN CCRC FXP RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD		
24	RSVD RSVD RSVC		
20	asvo Rsvo Rsvo Rsvo	Notes	-
16	NO RSVD RSVD RSVD F	N	onditions ix CRC
12	rsvo rsvo rsvo rsvo rs	u	1=Clear Machine Check conditions 1=Clear Frame-Error interrupt and conditions 1=Enable Frame-Sent interrupt 1=Enable Frame-Error interrupt 1=Clear the Xmit G-FIFO Symmetrix CRC 1=Flush the entire Xmit pipeline
∞	asvo resvo r	Description	1=Clear Mas 1=Clear Fras 1=Enable Fr 1=Enable Fr 1=Clear the 1=Flush the
	O O W W	Size	9 9 9 9 9
4	CMC RSVD CFE FSEN FEEN C 0 0 0 0 0 W W W W	Mnemonic	CMC CFE FSED FEEN CCRC
0	CMC RSVC W W	:	

Reema Gupta, Yao Wang, and Alesia Tringale
09/213,613 / Confirm. No. 6656
Messaging Mechanism for Inter Processor Commun.
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

30/38

ſ	MinR	0	œ
f		0	~
	in S	0	~
<u></u>	질		~
28	Ä. ≅	_	2
}	R Maj		
	√Maji		~
	MajF	0	~
24	MajR	0	œ
	GCRC GCRC	0	œ
	GCRC	0	œ
	GCRC GCRC G	0	œ
20	GCRC	0	œ
	GCRC GCRC	0	œ
	GCRC	0	8
	GCRC	0	œ
16	VD GCRC	0	œ
	RSVD	18	
	BSY	0	œ
	핑	0	œ
12	HXF.	0	œ
	2	0	œ
	8	0	œ
••	PE IW	0	R R
∞	GPEFP	╁╌	R
	1 4	100	α.
	MT OV		~
	18		~ ~
4	FE FSEN FEI	-	∝
	별	1.	~
	S	9	œ
0	PE	-	œ

8100 0344 [RO]: ESCON Transmitter Status Register

		-																	
Notes	UGLY	GOOD	BAD			BAD	BAD	BAD	BAD	BAD	BAD			live status/empty tlag	BAD				
Description	1=CPU Data Parity Error on White (Cleared when XmtCtl/CMC is asserted)	Frame-Sent status	Frame-Error status	1=Frame-Sent interrupt enabled	1=Frame-Error interrupt enabled	1=Xmit G-FIFO Empty (while sending frame)	1=Frame Overflow (Frame > 1035 bytes)	1=Xmit G-FIFO Parity Error	1=Xmit FrameStore Parity Error	1=Illegal Write	1=Illegal Request	1=Xmit Pipe Full	1=Xmit Pipe Empty	1=Xmit G-FIFO Empty	1=Xmit Framestore Busy Error	Xmit G-FIFO Symmetrix CRC	Major Revision of XMIT LCA	Minor Revision of XMIT LCA	
Size	16	16	1b	16	1b	1b	16	1b	1b	1b	1b	1b	1b	1b	1b	8	4b	4b	
Mnemonic	DPE	FS	丑	FSEn	FEEn	GMT	OVF	GPE	FPE	MI	IRQ	XPF	XPE	GE	BSY	GCRC	MajR	MinR	

8100 0348 [RW]: ESCON Transmitter Pacing-Loop-Sequence Register

Table IX

Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656

Messaging Mechanism for Inter Processor Communication December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta. Esq. (Reg. No. 37,977)

31/38

					•	<i>-</i>			_									
	BLC	0	₩.	ſ														
	B.C	0	R.	i														
	SIG.	0	R															
82	BLC	0	RW															
	BLC	0	RW															
	BLC	0	₩.	ŀ														
	BLC	0	₩.															
24	BLC	0	RW RW RW RW RW RW RW RW															
	SVD) []]	\ <u>\\\</u>															
	VDF		N. N.															
	O RS																	
٠	RSV)) }	KW.															
20	RSVC	9	,R															
	SVD	.6. []	RW													ited	ited	ited
	N R		I RW Z													emen	emen	emen
	SRS		. <u>~</u> 										Active-Low			not yet implemented	not yet implemented	not yet implemented
	18/	0	RW RW	Notes									tive-			t yet	t yet	t yet
16	SIB	0	8	ž									Ac			no	no	100
	Pao	0	RW RW													_		
	Pac	0	₹													ostic		
	Pace	0	₩											ker		iagn	છ	
12	Pace	0	₹									_	_	chec		est (d	nosti	
	Pace	0	RW RW									condition	mitte	parity	nent	self-T	=Send Violation Sequence (diagnostic)	stic)
•	Page	0					nai					ne coi	Trans	O dis	mpler	t-In S	nence	liagno
	Page	0	₩.		E		ratio				þ	Fran)ptic	FIF	° co	k Bui	ı Seq	iter (c
∞ .	Pace	0	RW RW	r.	lentifi	fline	ğ Ö	_	×	0	serve	sendo	iber-(mit	nt 1	otlin	lation	Coun
	RSVC	Ŋ,	\ <u>\</u>	ptio	nce Id	1111 : Offline	1001 : Not Operational	1011: UD	1101: UDR	xxx0: Idle	0xx1: Reserved	ble P	ble F	ble X	Sog	ble H	d Vic	Loop
	SEQ SEQ SEQ SEQ SOO TXEN ENDISP RSVD Pace Pace Pace Pace Pace Pace Pace Pace	0	RW	Size Description	Sequence Identifier	=======================================	100	101	110	XXX	0xx	1=Enable Pseudo Frame	0=Enable Fiber-Optic Transmitter	1=Enable Xmit G-FIFO disparity checker	Pacing Count - 1's complement	0=Enable Hotlink Built-In Self-Test (diagnostic)	1=Sen	BIST Loop Counter (diagnostic)
	TXEN	0	RW	_ _														
4	SDO	0	₹ §	Siz	4 p							1b	1b	1b	8	1 P	19	8
	SEO	0	RW RW RW RW															
	SEO	0.		ionic									_	d.				
	SEO	0	₩	Mnemonic	SEQ							SDO	TXEN	EnDisp	ace	BIST	SVS	3LC
0	S	°	S.	Σ	. ~							<u>~</u>	_	ш	<u>-</u>	<u> </u>	<u>~</u>	<u>ш</u>
				-														

Applicants: U.S.S.N.:

Reema Gupta, Yao Wang, and Alesia Tringale 213,613 / Confirm. No. 6656

ssaging Mechanism for Inter Processor Communication December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)

Title: Filing Date: Attorney:

32/38

÷.

8100 034C [RO]: ESCON Transmitter Bottom-Of-FIFO Register

Table X

	BOFD	0	œ
	BOFD	0	œ
	BOFD	0	œ
78	BOFD BOFD BOF	0	~
	BOT	0	8
	OFD BOFD BOFD	0	~
	S S S	0	~
24	<u> </u>	0	<u> </u>
	DRSV	1	(A)
	RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD		
	VD RS		
20	WORS	<u> </u>	
	SYDRS		
	SVDR	6	
16	SVDR		12
	RSVD	1	(K)
	RSVD		
	RSVD RSVD	7	
12	RSVD		
	VD RSVI		
	/D RSVI		/ <u>///</u>
	O RSV		
∞	RSVD RS\		
	RSVD RS		
	RSVD RE		, ///
-	RSVD R		
4	RSVD R		
	RSVD		
	RSVD		
0	SVD		

Notes	Read-Only
Description	Data byte read from outgoing G-FIFO
Size	8 p
Mnemonic	BOFD

Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656 Messaging Mechanism for Inter Processor Community December 18, 1998 / Docket No.: EMC-97-060 Krishnendu Gupta, Esq. (Reg. No. 37,977)

33/38

[XC15	0	RW	
	Acres Acres Acres Acres Acres Acres XCO XC1 XC2 XC3 XC4 XC5 XC6 XC7 XC8 XC9 XC10 XC11 XC12 XC13 XC14 XC15		RW R	
	XC13	0	RW	
28	XC12	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RW	
<u>.</u>	XC11	0	RW	
	XC10	0	₹	
	ည် သ	0	₹	
24	8 8	0	₩	
·	XC7	0	₽	
	×	0	₹	
	SS.	0	№	
20	ž	0	RW	
	S	0	RW	
	X	0	₹	
	XC	0	RW	
16	· OX	0	R	
	Acrc7	0	R.	
	Acro6	0	æ	
	Acros	0 0	<u>₹</u>	
12	Acrod	0	₹	
	Acres	0	₹	
	Acrc2	0	\$	
) Acro	0	₹	
∞	Aad	0	₹	
	/D PAD	///	<i></i>	
	RSVI	liji.		
	9	[ZZ	177	
ļ	8		ĬĪ,	
4	벁	0	RW	
	WCRC FF RSVD RSV	0	RW	
	EnXfr DIR EnDSP	0	RW	
	DIR	0		
0	EnXfr	0	RW RW	

Table XI

8100 0310 [RW]: Assembler / Disassembler Command Register

Notes								Readback gives # of	bytes remaining to	transfer
Mnemonic Size Description	1=Enable Transfer	1=write (ime to DPR) 0=Read (DPR to Line)	1=Enable disparity generator	1=Enable appending CRC to end of data	1=Flush FIFO	1=Enable 0 padding through ADT pipe	Accumulated CRC for current transfer	Number of bytes to transfer		
Size	91 :	9	16	1b	1b	1 b	8 p	16b		
Mnemonic	EnXfr	<u></u>	EnDSP	wCRC	FF	PAD	Acrc0-Acrc7	XC0-XC15	<u>. </u>	

Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656 Messaging Mechanism for Inter Processor Communical December 18, 1998 / Docket No.: EMC-97-060 Krishnendu Gupta, Esq. (Reg. No. 37,977)

endu Gupta, Esq. (Reg. No. 37,977)

Table XⅡ

8100 0314 [RW]: Assembler / Disassembler Status Register

				_									_
	MinR	0	œ										
	MinR	0	œ										
	MinR	0	~		·								
78	MinR	0	œ										
	MinR	0	œ										
	MinR	0	œ										
	MinR	0	~										
24	MinR	0	~										
	MajR	0	~			•							
	MajR	二	∝		١								
	MajR	0	~										
20	MajF	0	<u>~</u>										
	R MajF	0	œ				nse						
	- MajF	0	~		İ		H/W diagnostic use						
	3 Maj	0	œ	S		,	diagr	_	_	_			
16	Maj	0	<i></i>	Notes			H/W	BAL	BAL	BAL			
	RSVI				l								
	RSVC	0			1		ine .		,	ಶ			
	RSVD				١		Mach		ted	etect			
12	SVD						iddle		detec	TOL		transfer	
	REM	0					to M	e,	Error	rity E		ıt tran	
	Err	-	. ₩		١		nding	transl	Parity	us Pa		currer	
	Err P/	+	. W.			•	Outsta	SCSI	Bus]	ress B		C for	ount
	- B			┨ 。	_	1=Machine is Idle	1=ADT Request Outstanding to Middle Machine	1=Parity Error in SCSI transfer	=Processor Data Bus Parity Error detected	=Processor Address Bus Parity Error Detected	zero	Accumulated CRC for current	Current transfer count
∞	X	100	<i>™</i> .	Description		hine	T Rec	ty En	cesso	cesso	=CRC not zero	nulate	ıt trar
	DAI				3	=Ma	=AD	=Par	=Pro	=Pro	3	Accun	Jurrei
	FIRS				1	_	_	_	_	_	_	_	
	N N	-	<u> </u>	Size		16	1b	1b	16	1b	1b	8 9	16b
4	nz RxFr	Ļ	, œ	ļ Ĭ									
	CRC	ľ	· «	┤ ,	اد							i;	
	REC	0	, α			:					Ë	-Acre	3C15
_	CC Idle REO CROAZRAFIE TXFF RSVD PAD XPET PDET PRET PRET RSVD RSVD RSVD MAJR MAJR MAJR MAJR MAJR MAJR MAJR MAJR	-	- X		MITERIORIE	႘	REQ	PFErr	Pderr	Paerr	CRCErr	Acreo-Acre7	CC0-CC15
0			~	J ~	→ L								

IG. 29

34/38

03/13/9/sc

.

U.S.S.N.: Title: Filing Date: Attorney:

Reema Gupta, Yao Wang, and Alesia Tringale 9/213,613 / Confirm. No. 6656 lessaging Mechanism for Inter Processor Communicat December 18, 1998 / Docket No.: EMC-97-060 Krishnendu Gupta, Esq. (Reg. No. 37,977)

35/38

FIG. 30

Table XIII

ADT Primary Address Pointer

[RW]:

8100 0300

8100 0700 [8100.0B00 [8100 0F00 [

0F00

[RW]: DMA0 Primary Address Pointer [RW]: DMA1 Primary Address Pointer [RW]: COPY Primary Address Pointer

r			
	AD31	0	₹
	AD30	0	8
	AD29	0	R.
82	4D28	0	
	, ZOZ	0	Mg
	, 1026	0	*
	025/	0	<u>~</u>
4	D24 A	0 0 0	<u></u>
24	D23	0	<u>-</u>
	<u> </u> Z	0	
	11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31	-	RW RW RW RW RW RW RW RW RW RW RW RW RW R
	ZOAC	0	<u>₹</u>
20	19 AD	Ľ	<u>~</u>
	8 AD	0	_≥
	7 <u>A</u> D	L	€
	AD1	0.	₹
16	ADT	0	չ
	AD15	0	æ
	AD14	0	₩.
	AD13	0	8€
2	AD12	0	RW
	AD11	0	R.
	AD10 AD	0	RW RW
	AD9	0	R
∞	AD8	0	RW
	ADS AD6 AD7	0	RW RW RW RW RW
	AD6	0	Σ
Ĺ	ADS	0	₹
4	AD3 AD4	0 0	₹ §
[AD3	0	RW RW RW
	D1 AD2	0	₽ M
	AD1	0	₩.
	8	0	₩.

Mnemonic	Size	Description	Notes
AD0-AD31	32b	Primary Global Memory Dword Address. or Source Address for COPY oneration	

Table XIV

[RW]: DMA0 Mirror / Copy Address Pointer [RW]: DMA1 Mirror / Copy Address Pointer

[RW]: COPY Mirror / Copy Address Pointer

[RW]: ADT Mirror / Copy Address Pointer

	AD31	-	R.
	AD30	0	RW
	AD29	0	RW
28	AD28	0	R.
	AD27	0	RW
	AD26	0	₹.
	AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31	0	RW RW RW RW RW RW RW RW RW RW RW RW RW R
24	AD24	0	RW
	AD23	0	₹.
	AD22	0	RW
	AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21	0	RW
20	AD20	0	₩.
	AD19	0	RW
	AD18	0	R.
	AD17	0,	RW
16	AD16	0	RW
	AD15	0	₽.
	AD14	0	₩.
	AD13	0	RW
12	AD12	0	RW RW
	AD11	0	RW
	AD10 A	0	₩.
	AD9	0	RW RW RW RW RW RW RW RW
∞	AD8	0	₹
	D6 AD7 AI	0	€
ļ			₹
	AD3 AD4 AD5 A	_	₹
4	Š	0	₹
		_	₹
	AD2	0	₹
	ē	0	₹
	Ş	0	8

Notes	Destination
Description	Mirror Global Memory Dword Address for Mirror Write Operations, or Destination Address for COPY operation
Size	32b
Mnemonic	AD0-AD3:1

Reema Gupta, Yao Wang, and Alesia Tringale 09/213,613 / Confirm. No. 6656 Messaging Mechanism for Inter Processor Communi December 18, 1998 / Docket No.: EMC-97-060 Krishnendu Gupta, Esq. (Reg. No. 37,977)

36/38

Table XX

[RW]: ADT Command & Transfer Length Register [RW]: DMA0 Command & Transfer Length Register

[RW]: DMA1 Command & Transfer Length Register [RW]: COPY Command & Transfer Length Register

	ည္	0	₩ M
Ī	PAR	0	RW
ŀ	풉	TIII.	77
ı	S	<i> }} </i>	≋
-	8	711111	723
82	L12 TL13 RSVD RSVD MIR COPY FP IEC FE EOT RSVD RW XOR SVC LOCK RSVD SPAR	0	8
	svc	0	₩.
	XOR	0	RW RW
	RW	0	
24	RSV		RW/
	EOT	0	RW
	표	0	V RW
	띮	0	RW RW
20	FP	0	₹
	COP	0	₹
	MIR	0	RW
	8		177
	33	liii)	RW
		1111	111
9	S	(%)	:
1	8		ĬŽ,
	L13	0	RW
	2	 	
	111	°	R
	1771	0	₹
12	5	0	₩
_	167		
		0	/RW
	17.8	0	<
	11.7	0	RW R
00		0	S.
	15.	0	S
:	FL4 TL5 TL6	0	RW
	10 TL1 TL2 TL3 TI	0	AW RW RW RW RW RW RW RW
4	77.2	0	Σ
7	1	0	₹.
	9		3
	투	4	W
•	RSVD TL		RW
	SVD	UIII	RW.
0	RSV		MRW 7

Mnemonic	Size	Mnemonic Size Description		Notes
TL0-TL13 MIR	14b 1b	Number of Dwords to read or write 1=Mirror all Global Memory writes to the Mirror Address		
COPY	1b	given in the Militor Address Pointer 1=Perform a true DMA operation; Reads occur from the Primary Address Pointer, Writes are destined for the Copy		RW must be set; SVC&MIR are illegal;
단	16	Address Pointer; 1 ranster length is given by 1L0-13. Middle Machine First Pass internal arbiter bit		XOR may be used Must be set to '1'
IEC	1b	Middle Machine Internal Enable Channel		Must be set to '1'
FE	1 _b	1=Fatal Error Occurred During Transfer		
EOT	1 P	l=End Of Transfer has occurred		When Read
		1=Force End Of Transfer protocol in Middle Machine		When Written
RW	1P	I=Read		
		0=Write		
XOR	1b	1=XOR the new data with the current data in Global	\$	Only valid for Writes with
		Memory, then store the result in Global Memory	i. Sur	or without Mirror
SVC	1 p	1=Backplane cycles will be initiated as Service Cycles	٠. ٠.	
LOCK	16	1=Lock Memory	، به	
RSVD	1b	Reserved Command bit	V-r	Mustbe set to '0'
SPAR	16	Backplane SPARE bit		Must be set to '0'
EC	1 b	I=Enable Channel		An interrupt will be generated after the Middle Machine
		0=Disable Channel		completes current pass

U.S.S.N.: Title: Filing Date:

Attorney:

Reema Gupta, Yao Wang, and Alesia Tringale

213,613 / Confirm. No. 6656

ssaging Mechanism for Inter Processor Communication December 18, 1998 / Docket No.: EMC-97-060

Krishnendu Gupta, Esq. (Reg. No. 37,977)

LP5 LP6 LP7 0 37/38

8100 030C [RW]: ADT Status/Upper & Lower Pointers

Table XV

8100 070C [RW]: DMA0 Status/Upper & Lower Pointers

8100 0B0C [RW]: DMA1 Status/Upper & Lower Pointers

8100 0F0C [RW]: COPY Status/Upper & Lower Pointers

	RSVD INITS CCO CC1 CC2 CC3 LECO LEC1 LEC2 DMC UPO UP1 UP2 UP3 UP4 UP5 UP6 UP7 LPO LP1 LP2 LP3	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	V RW
) LP1	0	_
[$\overline{}$		2
22	7	0	§ §
	UP7	0	₹
	UP6	0	₹
	UP5	0	8 ⊗
8	UP4	0	\ S
	LP3	0	§
Ī	UP2	0	₹
	P F	0	8
16	ODO	0	₩
Ì	DMC	0	8 §
	LEC2	0	₩.
	LEC1	0	§.
12	LECO	0	8 §
	္ပ	0	₹
	CC2	0	₹
	SC	0	₹
	CCO	0	₩
	INITS	0	M
	RSVD		N.
ŀ	MPE	0	RW
4	UEC1	0	RW
	UEC0	0	RW
	ETNZ.	0	RW RW RW
	CTMS	0	RW
0	ERR	0	S.

F. IG. 33

Applicants:
 U.S.S.N.:
 Title:
 Filing Date:
 Attorney:

Reema Gupta, Yao Wang, and Alesia Tringale
0 613 / Confirm. No. 6656
Neging Mechanism for Inter Processor Communication
December 18, 1998 / Docket No.: EMC-97-060
Krishnendu Gupta, Esq. (Reg. No. 37,977)



Table XVI

38/38

Mnemonic	Size	Description	Notes
ERR	1b	1=An Error Occurred during the transfer	•.
CTMS	1 b	1=Count Miss occurred	
ETNZ	1 b	1=Ending Transfer Count Not Zero error occurred	
UECO-1	2b '	Upper Error Codes	See table below
MPE	1 b	1=Machine Parity Error occurred (CPU Parity	
		Error / Internal Parity Error)	
INITS	1b	1=Global Memory reported Initial Status	
CC0-CC3	4b	Ending Global Memory Condition Codes	0101=good status
LEC0-2	3Ъ	Lower Error Codes	See table below
DMC	1 b	1=DMA Operation Completed	
UP0-UP7	8Ь	Upper Machine DPR Pointer	
LP0-LP7	8Ъ	Lower Machine DPR Pointer	

M0/M1 Condition Codes:

Condition Code	Meaning	Notes
0101 (5)	Good Ending Status (No Errors)	
1001 (9)	Protocol Error	
1110 (E)	Count Miss	4 : 4
1000 (8)	R/W Mismatch	
1010 (A)	Multi-bit Error	Markey .
0011 (3)	Single-bit Error	₹
0111 (7)	Memory Internal Error	•
1101 (D)	More Than One Ending Status Error	

Upper Error Codes:

Lower Error Codes:

Code	Meaning	Code	Meaning
00 (0)	No Upper Machine Hardware	000 (0)	No Lower Machine
` '	Errors		Hardware Errors
01(1)	Short Timeout Occurred	001 (1)	Single-Bit ECAC Error
10(2)	Long Timeout Occurred		Detected
11 (3)	Lock Timeout or Upper Machine	010 (2)	Reserved
` '	Command Parity Error Occurred	011 (3)	Multi-Bit EDAC Error
			Detected
		100 (4)	Parity Error detected on
			SDIO bus
		101 (5)	Reserved
		110 (6)	Illegal Lower Machine/ASMI
		()	Transfer Size Detected
		111 (7)	ASMD Lower Machine
		(-)	Command Parity Error